



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/818,910	03/28/2001	Harutaka Goto	205368US2	2414
22850	7590	02/10/2004	EXAMINER	
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314			GERSTL, SHANE F	
		ART UNIT		PAPER NUMBER
		2183		
DATE MAILED: 02/10/2004				

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	09/818,910	GOTO, HARUTAKA
	Examiner	Art Unit
	Shane F Gerstl	2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 03 April 2003 and 28 March 2001.  
 2a) This action is FINAL.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-15 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-15 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 28 March 2001 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. §§ 119 and 120

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

13) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.  
 a) The translation of the foreign language provisional application has been received.  
 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

#### Attachment(s)

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_.  
 4) Interview Summary (PTO-413) Paper No(s) \_\_\_\_\_.  
 5) Notice of Informal Patent Application (PTO-152)  
 6) Other: \_\_\_\_\_

## DETAILED ACTION

1. Claims 1-15 have been examined.

### *Papers Received*

2. Receipt is acknowledged of change of address, information disclosure statement, and priority papers submitted, where the papers have been placed of record in the file.

### *Specification*

3. The abstract of the disclosure is objected to because it exceeds the 150-word maximum. Applicant is reminded of the proper language and format for an abstract of the disclosure.

The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 150 words. It is important that the abstract not exceed 150 words in length since the space provided for the abstract on the computer tape used by the printer is limited. The form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided. The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details.

The language should be clear and concise and should not repeat information given in the title. It should avoid using phrases which can be implied, such as, "The disclosure concerns," "The disclosure defined by this invention," "The disclosure describes," etc.

Correction is required. See MPEP § 608.01(b).

4. The disclosure is objected to because of the following informalities: the examiner does not understand what the sentence on page 10, lines 14-15 means. The only possible explanation the examiner sees is that there was an error in translation and the term "constitution" was meant to be "cache" or "data cache" based on the context.

5. The disclosure is objected to because of the following informalities: the spacing between words is very inconsistent leading one to have a difficult time reading the disclosure.

6. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

***Drawings***

7. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference sign(s) not mentioned in the description: element 25 of figure 3. A proposed drawing correction, corrected drawings, or amendment to the specification to add the reference sign(s) in the description, are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

8. Figures 1-4 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated as admitted by the applicant in placement of the figures' descriptions in the background section. See MPEP § 608.02(g). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

9. The drawings are objected to because figure 15 should clearly label which multiplexers are to have the designation of reference character 13 as done in the other related drawings so that one reading the specification is clear as to the objects being referred to when examining the mentioned figure. A proposed drawing correction or

corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

***Claim Objections***

10. Claims 1-15 are objected to because of the following informalities: each claim has formatting problems where the spacing between words completely or nearly disappears. This makes reading difficult and one could be led to incorrect interpretations.

11. In claims 6 and 14 it is unclear as to what the processing of the second pipeline processing portion performs one or more clock cycles later than. The examiner is taking the claim to mean one cycle or more later than the first pipeline based on the specification.

12. In claims 7 and 15 it is unclear as to what the processing of the second pipeline processing portion performs less than one clock cycle later than. The examiner is taking the claim to mean less than one cycle or later than the first pipeline based on the specification.

13. Claim 8 is objected to because of the following informalities: the second section of the claim is unnecessary as written. This part of the claim is essentially claiming any type of processing unit. It claims one of the processing portions including a load/store unit or a branch unit, or neither of these units.

Appropriate correction is required.

***Claim Rejections - 35 USC § 112***

14. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

15. Claims 1-15 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

16. In claims 1, 5-7, 9, and 13-15, it is unclear as to what is meant by "divided stages" or "dividing the stages". The statement could be viewed as dividing the pipeline into pipeline stages or dividing the pipeline stages into different sections. The examiner is taking the claim to mean dividing each pipeline into stages because the clock is what necessitates the division as stated in claims 5-7 and 13-15.

17. The last set of limitations given in claims 4 and 12 are very unclear due to improper and verbose language. The examiner is taking the claims to mean that the unlatched data is selected when there is not a stall in the first pipeline and the latched data is selected when the first pipeline returns from a stall, where the selected data is transmitted from the second pipeline portion to the first pipeline portion. This interpretation is based of information from the specification.

#### ***Claim Rejections - 35 USC § 102***

18. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

19. Claims 1-2, 5-10, and 13-15 rejected under 35 U.S.C. 102(e) as being anticipated by Sanders (5,006,980).
20. In regard to claim 1, Sanders discloses a data processing apparatus configured to perform a pipeline processing in a plurality of divided stages, comprising:
  - a. a first pipeline processing portion configured to perform the processing in each stage based on a control signal inputted to each stage; Column 5, lines 31-37 show that there are two pipelines with the first being an execution unit pipeline that processes calculations on operands. Figure 12 shows this execution unit pipeline. Column 6, lines 66-68 show that there is a control input (signal), 28, to this execution unit pipeline. Figure 12 also shows this control signal, 28, and that it is input to each first pipeline stage.
  - b. a first latch portion configured to latch said control signal inputted to each stage with a predetermined clock; Figure 12, elements 165-170 make up a first latch portion. The figure shows that this latch portion latches the control signal, 28, input to each stage with a clock signal.
  - c. and a second pipeline processing portion, disposed separately from said first pipeline processing portion, configured to perform the processing in each stage based on the control signal latched by said first latch portion. Column 5, lines 31-37 show that the second pipeline processing portion is a memory request pipeline that calculates addresses and fetches operands. Figure 12, shows this memory request (memory management unit) pipeline. Column 7, lines 5-7 show that this memory management unit pipeline is controlled by the

same control signal, 28, as above. The figure also shows that the control signal, 28, latched by the first portion as, described above, is sent to each stage to control the processing there.

21. In regard to claim 2, Sanders discloses the data processing apparatus according to claim 1, wherein said control signal is a signal for controlling whether or not the pipeline processing is stalled. Column 17, lines 34-37 show that on a stall, the latching portion is deasserted and the control signal does not proceed. If the control signal does not proceed, processing stops. Therefore, the control signal controls whether the processing is stalled based on if it proceeds or not.

22. In regard to claim 5, Sanders discloses the data processing apparatus according to claim 1, wherein said latch portion latches said control signal with a clock for dividing the respective stages. As shown above, the latch latches the control with a clock signal. As can be seen from figure 12, there is one latch per stage, therefore, the stages are divided by latching the control signals with the clock signal.

23. In regard to claim 6, Sanders discloses the data processing apparatus according to claim 1, wherein said second pipeline processing portion performs the pipeline processing later by one cycle or more of a clock for dividing the stages of said first pipeline processing portion. As can be seen from figure 12, segment-4 performs pipeline processing in the memory pipeline one cycle later than segment-3 in the execution unit pipeline.

24. In regard to claim 7, Sanders discloses the data processing apparatus according to claim 1, wherein said second pipeline processing portion performs the pipeline

processing later by less than one cycle of a clock for dividing the stages of said first pipeline processing portion. As can be seen from figure 12, segment-3 performs pipeline processing in the memory pipeline less than one cycle later, in fact zero cycles later, than segment-3 in the execution unit pipeline.

25. In regard to claim 8, Sanders discloses the data processing apparatus according to claim 1,

a. wherein one of said first and second pipeline processing portions includes an integer operation unit, and the other includes an operation unit other than the integer operation unit; Figure 2 shows that the execution unit pipeline includes an arithmetic and logic unit (ALU) and a shift unit. It is well known to one of ordinary skill in the art that these units are inherently integer operation units. As shown previously, the other pipeline is a memory management pipeline and thus includes other than an integer unit.

b. and one of said first and second pipeline processing portions includes at least one of a load/store operation unit and a branch operation unit, or includes neither the load/store operation unit nor the branch operation unit. Since one of the processing portions includes an integer unit, this portion fits the limitations of including neither a load/store unit nor a branch unit.

26. In regard to claim 9, Sanders discloses a data processing method for performing first and second pipeline processings by dividing a plurality of stages, comprising steps of:

- a. performing said first pipeline processing for each stage based on a control signal inputted to each stage; Column 5, lines 31-37 show that there are two pipelines with the first being an execution unit pipeline that processes calculations on operands. Figure 12 shows this execution unit pipeline. Column 6, lines 66-68 show that there is a control input (signal), 28, to this execution unit pipeline. Figure 12 also shows this control signal, 28, and that it is input to each first pipeline stage.
- b. performing a first latch processing to latch said control signal inputted to each stage with a predetermined clock; Figure 12, elements 165-170 make up a first latch portion. The figure shows that this latch portion latches the control signal, 28, input to each stage with a clock signal.
- c. and a second pipeline processing (using figure 1, elements 10-13), based on said latched control signal separately from said first pipeline processing. Column 5, lines 31-37 show that the second pipeline processing portion is a memory request pipeline that calculates addresses and fetches operands. Figure 12, shows this memory request (memory management unit) pipeline. Column 7, lines 5-7 show that this memory management unit pipeline is controlled by the same control signal, 28, as above. The figure also shows that the control signal, 28, latched by the first portion as, described above, is sent to each stage to control the processing there.

27. In regard to claim 10, Sanders discloses the data processing method according to claim 9, wherein said control signal is a signal for controlling whether or not the

pipeline processing is stalled. Column 17, lines 34-37 show that on a stall, the latching portion is deasserted and the control signal does not proceed. If the control signal does not proceed, processing stops. Therefore, the control signal controls whether the processing is stalled based on if it proceeds or not.

28. In regard to claim 13, Sanders discloses the data processing method according to claim 9, wherein said first latch processing comprises a step of latching said control signal with a clock for dividing the respective stages. As shown above, the latch latches the control with a clock signal. As can be seen from figure 12, there is one latch per stage, therefore, the stages are divided by latching the control signals with the clock signal.

29. In regard to claim 14, Sanders discloses the data processing method according to claim 9, wherein said second pipeline processing performs the pipeline processing later by one cycle or more of a clock for dividing the stages of said first pipeline processing. As can be seen from figure 12, segment-4 performs pipeline processing in the memory pipeline one cycle later than segment-3 in the execution unit pipeline.

30. In regard to claim 15, Sanders discloses the data processing method according to claim 9, wherein said second pipeline processing performs the pipeline processing later by less than one cycle of a clock for dividing the stages of said first pipeline processing. As can be seen from figure 12, segment-3 performs pipeline processing in the memory pipeline less than one cycle later, in fact zero cycles later, than segment-3 in the execution unit pipeline.

31. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

32. Claims 3, 4, 11, and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sanders in view of Gearty (6,477,638) and further in view of Hennessy.

33. In regard to claim 3,

- a. Sanders discloses the data processing apparatus according to claim 1,
- b. Sanders does not disclose the apparatus further comprising second latch portion configured to latch a processing result in at least one stage in said first pipeline processing portion with said predetermined clock, wherein said second pipeline processing portion utilizes data latched by said second latch portion to perform the processing in the stage corresponding to the data latched by said second latch portion.
- c. Gearty has disclosed a dual-pipelined apparatus comprising second latch portion (figure 4, element 174C) configured to latch a processing result in at least one stage (figure 4, stage E3) in said first pipeline processing portion (figure 4, element 160) with said predetermined clock, wherein said second pipeline processing portion (figure 4, element 162) utilizes data latched by said second latch portion to perform the processing in the stage corresponding to the data latched by said second latch portion. The figure shows this latch to hold

ifu\_fpu\_data\_wb. Table 1 of columns 7 and 8 shows that this signal comprises 64 bits as a result from the CPU (first) pipeline and is used by the F4 stage in the second pipeline for processing an FLD or FMOV instruction. One of ordinary skill in the art would recognize that latch 174C is latched with a clock due to the triangular shape drawn on its lower portion with further support of this in column 5, line 66 – column 7, line 4.

d. One can see that from figure 4 of Gearty, the data from the first pipeline is being sent or forwarded to the second pipeline. Thus, the second pipeline does not have to retrieve this data from memory or calculate it. Hennessy has shown on page 445 in the bottom paragraph that this forwarding allows for the retrieval of a missing or needed item early. The ability to retrieve a data item early in order to save time would have motivated one of ordinary skill in the art to change the design of Sanders to use the forwarding methodology taught by Gearty.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Sanders to include the data-forwarding scheme taught by Gearty so that data items may be received early in order to save time as taught by Hennessy.

34. In regard to claim 4,

- a. Sanders discloses the data processing apparatus according to claim 1,
- b. Sanders does not disclose the apparatus further comprising:
  - i. a third latch portion configured to latch a processing result in at least one stage in said second pipeline processing portion with said predetermined clock;

- ii. and a selector configured to select either one of data before latched by said third latch portion and data latched by said third latch portion,
- iii. wherein said selector selects a latch output of said third latch portion after the completion of stall, if said first pipeline processing portion is stalled when the processing result in said second pipeline processing portion is transmitted to said first pipeline processing portion, and selects the processing result in said second pipeline processing portion, when said first pipeline processing portion is not stalled.

c. Gearty discloses a dual-pipelined apparatus further comprising:

- i. a third latch portion (figure 7, element 290) configured to latch a processing result in at least one stage (figure 7, stage F1) in said second pipeline (figure 7, right pipeline, and figure 4, element 162) processing portion with said predetermined clock; Column 13, lines 29-30 and Table 1 show that a data signal (processing result) is sent on line 302 and then to the third latch portion as shown as the figure. One of ordinary skill in the art would recognize that latch 174C is latched with a clock due to the triangular shape drawn on its lower portion with further support of this in column 5, line 66 – column 7, line 4.
- ii. and a selector (figure 12, element 296, and column 13, lines 29-30) configured to select either one of data before latched by said third latch portion and data latched by said third latch portion (as shown in the figure),

iii. wherein said selector selects a latch output of said third latch portion after the completion of stall, if said first pipeline processing portion is stalled when the processing result in said second pipeline processing portion is transmitted to said first pipeline processing portion, and selects the processing result in said second pipeline processing portion, when said first pipeline processing portion is not stalled. Column 13, lines 14-35 show that when the first pipeline is stalled, the aforementioned third latch stores the data to be transmitted to it and when the stall is complete, the selector selects the data from the latch and transmits it to the first pipeline.

d. One can see that from figures 4 and 7 of Gearty, the data from the second pipeline is being sent or forwarded to the first pipeline. Thus, the first pipeline does not have to retrieve this data from memory or calculate it. Hennessy has shown on page 445 in the bottom paragraph that this forwarding allows for the retrieval of a missing or needed item early. The ability to retrieve a data item early in order to save time would have motivated one of ordinary skill in the art to change the design of Sanders to use the forwarding methodology taught by Gearty.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Sanders to include the data-forwarding scheme taught by Gearty so that data items may be received early in order to save time as taught by Hennessy.

35. In regard to claim 11,

a. Sanders discloses the data processing method according to claim 1,

b. Sanders does not disclose the method further comprising a step of performing a second latch processing to latch a processing result in at least one stage in said first pipeline processing with said predetermined clock, wherein said second pipeline processing comprises a step of utilizing data latched by said second latch processing, when performing the processing in the stage for the data latched by said second latch processing.

c. Sanders does not disclose the method further comprising a step of performing a second latch processing to latch a processing result (using figure 4, element 174C) in at least one stage (figure 4, stage E3) in said first pipeline processing (using figure 4, element 160) with said predetermined clock, wherein said second pipeline processing (using figure 4, element 162) comprises a step of utilizing data latched by said second latch processing, when performing the processing in the stage for the data latched by said second latch processing.

The figure shows this latch processing to hold ifu\_fpu\_data\_wb. Table 1 of columns 7 and 8 shows that this signal comprises 64 bits as a result from the CPU (first) pipeline and is used by the F4 stage in the second pipeline for processing an FLD or FMOV instruction. One of ordinary skill in the art would recognize that latch 174C is latched with a clock due to the triangular shape drawn on its lower portion with further support of this in column 5, line 66 – column 7, line 4.

d. One can see that from figure 4 of Gearty, the data from the first pipeline is being sent or forwarded to the second pipeline. Thus, the second pipeline does

not have to retrieve this data from memory or calculate it. Hennessy has shown on page 445 in the bottom paragraph that this forwarding allows for the retrieval of a missing or needed item early. The ability to retrieve a data item early in order to save time would have motivated one of ordinary skill in the art to change the design of Sanders to use the forwarding methodology taught by Gearty.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Sanders to include the data-forwarding scheme taught by Gearty so that data items may be received early in order to save time as taught by Hennessy.

36. In regard to claim 12,

- a. Sanders discloses the data processing method according to claim 9,
- b. Sanders does not disclose the method further comprising steps of:
  - i. Performing a third latch processing to latch a processing result in at least one stage in said second pipeline processing with said predetermined clock;
  - ii. and selecting either one of data before latched by said third latch processing and data latched by said third latch processing,
  - iii. wherein said selecting step includes steps of: selecting a latch output of said third latch processing after the completion of stall; and selecting the processing result in said second pipeline processing, when said first pipeline processing is not stalled.
- c. Gearty discloses a dual-pipelined processing further comprising:

- i. Performing a third latch processing to latch a processing result (using figure 7, element 290) in at least one stage (figure 7, stage F1) in said second pipeline processing (using figure 7, right pipeline, and figure 4, element 162) with said predetermined clock; Column 13, lines 29-30 and Table 1 show that a data signal (processing result) is sent on line 302 and then to the third latch portion as shown as the figure. One of ordinary skill in the art would recognize that latch 174C is latched with a clock due to the triangular shape drawn on its lower portion with further support of this in column 5, line 66 – column 7, line 4.
- ii. and selecting (using figure 12, element 296, and column 13, lines 29-30) either one of data before latched by said third latch processing and data latched by said third latch processing (as shown in the figure),
- iii. wherein said selecting step includes steps of: selecting a latch output of said third latch processing after the completion of a stall in the first pipeline processing; and selecting the processing result in said second pipeline processing, when said first pipeline processing has not stalled. Column 13, lines 14-35 show that when the first pipeline is stalled, the aforementioned third latch stores the data to be transmitted to it and when the stall is complete, the selector selects the data from the latch and transmits it to the first pipeline.

d. One can see that from figures 4 and 7 of Gearty, the data from the second pipeline is being sent or forwarded to the first pipeline. Thus, the first pipeline

does not have to retrieve this data from memory or calculate it. Hennessy has shown on page 445 in the bottom paragraph that this forwarding allows for the retrieval of a missing or needed item early. The ability to retrieve a data item early in order to save time as taught by Hennessy would have motivated one of ordinary skill in the art to change the design of Sanders to use the forwarding methodology taught by Gearty.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Sanders to include the data-forwarding scheme taught by Gearty so that data items may be received early in order to save time as taught by Hennessy.

### ***Conclusion***

37. The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

38. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The following patents have been cited to further show the art with respect to multi-pipelining in general.

US Pat No 5,410,670 to Hansen illustrates multiple pipelines with clocked latch interaction and selectors at each stage.

US Pat No 6,529,983 to Marshall discloses an array processor and thus multiple processing portions where each portion is staggered by a cycle.

US Pat No 6,119,215 to Key shows another array processor and thus multiple processing portions where each portion is staggered by a cycle.

US Pat No 6,272,616 to Fernando teaches a general multi-pipelined processor with datapath interaction.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane F Gerstl whose telephone number is (703)305-7305. The examiner can normally be reached on M-F 6:45-4:15 (First Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703)305-9712. The fax phone number for the organization where this application or proceeding is assigned is (703)872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)305-3900.

Shane F Gerstl  
Examiner  
Art Unit 2183

SFG  
February 5, 2004

  
EDDIE CHAN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100